Govt has Rs 100 cr budget for chip design programmes this fiscal: Vaishnaw

Vaishnaw informed the Rajya Sabha in a written reply that semiconductor design is a highly knowledge-intensive field and needs exceptionally skilled manpower and tools

Ashwini Vaishnaw
Photo: ANI
Press Trust of India New Delhi
2 min read Last Updated : Dec 03 2021 | 6:39 PM IST

The government on Friday said it is cognizant of the importance of semiconductor design and has a budgetary allocation of Rs 100 crore for chip design related programmes the ongoing financial year.

Electronics and IT Minister Ashwini Vaishnaw informed the Rajya Sabha in a written reply that semiconductor design is a highly knowledge-intensive field and needs exceptionally skilled manpower and tools.

He said India has a huge talent pool for semiconductor design and a high number of design patents and intellectual property rights (IPR) are produced in the country by design engineers.

"The total budget allocation for chip design related activities / programmes in the current financial year is Rs 100 crore," Vaishnaw said.

He said that the government is focused on broadening and deepening the Electronics System Design and Manufacturing (ESDM) sector with semiconductor design as one of the focus areas.

Currently, semiconductor wafer fabrication facilities for strategic requirements are available at SemiConductor Laboratory (SCL), Mohali; Gallium Arsenide Enabling Technology Centre (GAETEC), Hyderabad and Society for Integrated Circuit Technology and Applied Research (SITAR), Bengaluru, the minister said.

To push development of semiconductors, the government has approved 'Establishment of Gallium Nitride (GaN) Ecosystem Enabling Centre and Incubator for High Power and High Frequency Electronics'.

The project is being implemented by Society for Innovation and Development (SID) under the auspices of Indian Institute of Science (IISc) at Centre for Nano Science and Engineering (CeNSE), Bengaluru at the total project cost of Rs 298.66 crore.

"An application for setting up of Assembly, Testing, Marking and Packaging (ATMP) of NAND Flash memory has been approved under the Production Linked Incentive (PLI) Scheme for large scale electronics manufacturing," Vaishnaw said.

He said that an application for discrete semiconductor devices, including transistors, diodes, thyristors, etc. and System in Package (SIP) has been approved under the PLI Scheme for large scale electronics manufacturing.

(Only the headline and picture of this report may have been reworked by the Business Standard staff; the rest of the content is auto-generated from a syndicated feed.)

*Subscribe to Business Standard digital and get complimentary access to The New York Times

Smart Quarterly

₹900

3 Months

₹300/Month

SAVE 25%

Smart Essential

₹2,700

1 Year

₹225/Month

SAVE 46%
*Complimentary New York Times access for the 2nd year will be given after 12 months

Super Saver

₹3,900

2 Years

₹162/Month

Subscribe

Renews automatically, cancel anytime

Here’s what’s included in our digital subscription plans

Exclusive premium stories online

  • Over 30 premium stories daily, handpicked by our editors

Complimentary Access to The New York Times

  • News, Games, Cooking, Audio, Wirecutter & The Athletic

Business Standard Epaper

  • Digital replica of our daily newspaper — with options to read, save, and share

Curated Newsletters

  • Insights on markets, finance, politics, tech, and more delivered to your inbox

Market Analysis & Investment Insights

  • In-depth market analysis & insights with access to The Smart Investor

Archives

  • Repository of articles and publications dating back to 1997

Ad-free Reading

  • Uninterrupted reading experience with no advertisements

Seamless Access Across All Devices

  • Access Business Standard across devices — mobile, tablet, or PC, via web or app

More From This Section

Topics :Rajya SabhaParliament

First Published: Dec 03 2021 | 6:39 PM IST

Next Story